The Debug Interface Controller is designed to provide access to internal processor debug and/or WISHBONE bus resources using industry standard IEEE 1149.1-2001 Test Access Port protocol. Paired with any standard TAP controller, the debug interface will enable access to internal resources using off the shelf hardware and software, such as JTAG key and gdb to name the most commonly used combination.
Modular design supports seamless integration into systems implementing different clock, reset and power domains.
Debug interface can be used in virtually any embedded system that uses standard bus interconnect other than WISHBONE, if simple protocol converters are added.